Common-mode voltage mitigation of dual three-phase voltage source inverters in a motor drive application

Abraham Marquez Alcaide; Xuchen Wang; Hao Yan; Jose I. Leon; Vito Giuseppe Monopoli; Giampaolo Buticchi; Sergio Vazquez; Marco Liserre; Leopoldo G. Franquelo

doi:10.1109/ACCESS.2021.3072967

Common-mode voltage mitigation of dual three-phase voltage source inverters in a motor drive application

Abraham Marquez Alcaide, Xuchen Wang, Hao Yan, Jose I. Leon, Vito Giuseppe Monopoli, Giampaolo Buticchi, Sergio Vazquez, Marco Liserre, Leopoldo G. Franquelo

Department of Electrical and Electronic Engineering

Research output: Journal Publication › Article › peer-review

21 Citations (Scopus)

20 Downloads (Pure)

Abstract

Electric variable speed drives (VSDs) based on two VSDs connected to a multiphase machine are an attractive solution to replace high-power mechanic and hydraulic systems in many sectors of industry and transportation because they present high performance with reduced cost, volume and weight. Among the causes which affect the reliability of dual VSDs, the common-mode current flowing through the machine bearing is an important issue. This paper faces the mitigation of the common-mode current by reducing the common-mode voltage (CMV) generated by the operation of a dual VSD. The CMV reduction is carried out without introducing any extra device and/or passive filtering method. This CMV reduction is performed by applying a specific phase-displacement between the modulation strategies of each single inverter drive. The proposed technique has been evaluated in a down scaled experimental setup in order to test its effectiveness

Original language	English
Article number	9402840
Pages (from-to)	67477-67487
Number of pages	11
Journal	IEEE Access
Volume	9
DOIs	https://doi.org/10.1109/ACCESS.2021.3072967 https://doi.org/10.1109/ACCESS.2021.3072967
Publication status	Published - 13 Apr 2021

Keywords

Harmonic analysis
common-mode voltage
pulse width modulation

ASJC Scopus subject areas

General Computer Science
General Materials Science
General Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

Alcaide-2021-Common-mode-voltage-mitigation-of-dFinal published version, 30.7 MBLicence: CC BY

http://dx.doi.org/10.1109/ACCESS.2021.3072967

Cite this

Alcaide, A. M., Wang, X., Yan, H., Leon, J. I., Monopoli, V. G., Buticchi, G., Vazquez, S., Liserre, M., & Franquelo, L. G. (2021). Common-mode voltage mitigation of dual three-phase voltage source inverters in a motor drive application. IEEE Access, 9, 67477-67487. Article 9402840. https://doi.org/10.1109/ACCESS.2021.3072967, https://doi.org/10.1109/ACCESS.2021.3072967

@article{e13f8a9c56a64622ac4f6a6c4cd6e536,

title = "Common-mode voltage mitigation of dual three-phase voltage source inverters in a motor drive application",

abstract = "Electric variable speed drives (VSDs) based on two VSDs connected to a multiphase machine are an attractive solution to replace high-power mechanic and hydraulic systems in many sectors of industry and transportation because they present high performance with reduced cost, volume and weight. Among the causes which affect the reliability of dual VSDs, the common-mode current flowing through the machine bearing is an important issue. This paper faces the mitigation of the common-mode current by reducing the common-mode voltage (CMV) generated by the operation of a dual VSD. The CMV reduction is carried out without introducing any extra device and/or passive filtering method. This CMV reduction is performed by applying a specific phase-displacement between the modulation strategies of each single inverter drive. The proposed technique has been evaluated in a down scaled experimental setup in order to test its effectiveness",

keywords = "Harmonic analysis, common-mode voltage, pulse width modulation",

author = "Alcaide, {Abraham Marquez} and Xuchen Wang and Hao Yan and Leon, {Jose I.} and Monopoli, {Vito Giuseppe} and Giampaolo Buticchi and Sergio Vazquez and Marco Liserre and Franquelo, {Leopoldo G.}",

note = "Publisher Copyright: {\textcopyright} 2013 IEEE.",

year = "2021",

month = apr,

day = "13",

doi = "10.1109/ACCESS.2021.3072967",

language = "English",

volume = "9",

pages = "67477--67487",

journal = "IEEE Access",

issn = "2169-3536",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Common-mode voltage mitigation of dual three-phase voltage source inverters in a motor drive application

AU - Alcaide, Abraham Marquez

AU - Wang, Xuchen

AU - Yan, Hao

AU - Leon, Jose I.

AU - Monopoli, Vito Giuseppe

AU - Buticchi, Giampaolo

AU - Vazquez, Sergio

AU - Liserre, Marco

AU - Franquelo, Leopoldo G.

PY - 2021/4/13

Y1 - 2021/4/13

N2 - Electric variable speed drives (VSDs) based on two VSDs connected to a multiphase machine are an attractive solution to replace high-power mechanic and hydraulic systems in many sectors of industry and transportation because they present high performance with reduced cost, volume and weight. Among the causes which affect the reliability of dual VSDs, the common-mode current flowing through the machine bearing is an important issue. This paper faces the mitigation of the common-mode current by reducing the common-mode voltage (CMV) generated by the operation of a dual VSD. The CMV reduction is carried out without introducing any extra device and/or passive filtering method. This CMV reduction is performed by applying a specific phase-displacement between the modulation strategies of each single inverter drive. The proposed technique has been evaluated in a down scaled experimental setup in order to test its effectiveness

AB - Electric variable speed drives (VSDs) based on two VSDs connected to a multiphase machine are an attractive solution to replace high-power mechanic and hydraulic systems in many sectors of industry and transportation because they present high performance with reduced cost, volume and weight. Among the causes which affect the reliability of dual VSDs, the common-mode current flowing through the machine bearing is an important issue. This paper faces the mitigation of the common-mode current by reducing the common-mode voltage (CMV) generated by the operation of a dual VSD. The CMV reduction is carried out without introducing any extra device and/or passive filtering method. This CMV reduction is performed by applying a specific phase-displacement between the modulation strategies of each single inverter drive. The proposed technique has been evaluated in a down scaled experimental setup in order to test its effectiveness

KW - Harmonic analysis

KW - common-mode voltage

KW - pulse width modulation

UR - http://www.scopus.com/inward/record.url?scp=85104272296&partnerID=8YFLogxK

U2 - 10.1109/ACCESS.2021.3072967

DO - 10.1109/ACCESS.2021.3072967

M3 - Article

AN - SCOPUS:85104272296

SN - 2169-3536

VL - 9

SP - 67477

EP - 67487

JO - IEEE Access

JF - IEEE Access

M1 - 9402840

ER -

Common-mode voltage mitigation of dual three-phase voltage source inverters in a motor drive application

Abstract

Keywords

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this